Two-dimensional (2D) transition metal dichalcogenides (TMDs) such as molybdenum disulfide (MoS 2 ) have been intensively investigated because of their exclusive physical properties for advanced electronics and optoelectronics. In the present work, we study the MoS 2 transistor based on a novel tri-gate device architecture, with dual-gate (Dual-G) in the channel and the buried side-gate (Side-G) for the source/drain regions. All gates can be independently controlled without interference. For a MoS 2 sheet with a thickness of 3.6 nm, the Schottky barrier (SB) and non-overlapped channel region can be effectively tuned by electrostatically doping the source/drain regions with Side-G. Thus, the extrinsic resistance can be effectively lowered, and a boost of the ON-state current can be achieved. Meanwhile, the channel control remains efficient under the Dual-G mode, with an ON-OFF current ratio of 3 × 10 7 and subthreshold swing of 83 mV/decade. The corresponding band diagram is also discussed to illustrate the device operation mechanism. This novel device structure opens up a new way toward fabrication of high-performance devices based on 2D-TMDs.
Introduction
In recent years, extensive research interest has been drawn into electrical and optical properties of two-dimensional (2D) materials, in particular, transition metal dichalcogenides (TMDs) [1] [2] [3] [4] [5] [6] [7] . Among them, semiconducting MoS2 has been the most widely investigated, as it shows a thickness-dependent band gap with promising potential applications in transistors, memories, sensors, photodetectors, and light-emitters [8] [9] [10] [11] [12] [13] [14] [15] , which have been extensively investigated during the past few years. Recently, small and medium scale MoS2 circuits have also been demonstrated, including logic gates, ring oscillator, 1-bit microprocessor and memory circuits [13, [16] [17] [18] . However, basic device processing of 2D-TMDs, such as doping of channel or contacts, is still far from practical application, which restricts the realization of large-scale circuits and more functionalities. A major obstacle is the metal contact/2D-TMDs interface engineering. For conventional bulk semiconductors, regular techniques such as precise control of ion implantation or diffusion and alloying of semiconductor with metals for ohmic contacts have been investigated for decades and are broadly applied by the industry. However, these methodologies cannot be directly transferred to 2D-TMDs, mainly because they lack dangling bonds on the surface for a homogeneous reaction. Therefore, 2D-TMDs are extremely sensitive to any physical or chemical processing [19, 20] , and it is challenging to form high-quality electrical contact and dielectric layer without affecting the intrinsic electrical properties.
Large contact resistance is currently a major issue to achieve high-performance TMDs based field effect transistors (FETs). The Schottky barrier (SB) at the metal-MoS2 interface impedes the carrier injection efficiency from source to channel, thus it is a bottleneck for the flow of charge carriers and results in poor device performance [21] [22] [23] [24] . Previous endeavors, such as the selection of metals with different work functions [21, 25] , chemical doping of the source-drain [26] [27] [28] , intercalation and oxide doping [29, 30] , mechanical transfer of graphene or metal electrodes [31, 32] and Li-intercalation technique [33, 34] , etc., have been confirmed effective for various TMDs materials. Nevertheless, most of these methods either demand complicated physical processing and chemical treatment, or show poor long-term stability. An alternative is via electrostatic doping by buried side gates (Side-G), which is relatively simple and has already been employed in FETs based on nanowire and carbon nanotube [35] [36] [37] [38] [39] [40] [41] [42] [43] . However, it has not yet been applied for 2D-TMDs based FETs.
Relatively low field-effect-mobility of TMDs also acts as the main bottleneck for device application. For example, high-speed device operation requires a large ON-state current, which is proportional to field-effect-mobility. For low mobility TMDs based FETs, a single back gate (BG) or top gate (TG) has limited tuning ability to improve the ON-state current, whereas the dual-gate (Dual-G) structure improves both ON-state current and electrostatic control in subthreshold region, similar to that of Fin-FET technology [44] . However, most of the previous studies focus on a Dual-G structure with a high-k TG dielectric (usually HfO2 and Al2O3) and a low-k global BG dielectric [45, 46] . The BG low-k dielectric is often a 300-nm-thick SiO2 layer [47, 48] , much thicker than the high-k TG dielectric layer, therefore they form an asymmetric Dual-G structure. Such asymmetric structure is rarely used for practical application, because under similarly applied voltages for both BG and TG, the channel is mainly controlled by the TG which has much larger gate capacitance. It is also difficult to integrate it in large-scale circuits as the BG is global and cannot be controlled separately for a single FET. Therefore, it is necessary to realize a symmetric or quasisymmetric Dual-G structure for TMDs based high-performance FETs. By integration of the buried Side-G for source-drain and Dual-G for the channel, a tri-gate FET structure can be formed to combine both of their advantages.
Here we demonstrate a multilayer MoS2 tri-gate FET with independent Dual-G that efficiently controls the channel and Side-G that tunes the SB together with non-overlapped regions. Under independent electrostatic doping from the Side-G on source-drain contacts, the SB together with extrinsic resistance Rex is fixed, and the electrical transport no longer follows the usual Schottky FET model applied for regular TMDs based FETs [49] . The electrical measurement of our device exhibits a large current density of 20.6 A/m, a low subthreshold swing (SS) of 83 mV/decade and an efficient modulation of the threshold voltage (VTH) from −3 to 0.75 V. The ON/OFF current ratio is up to 3 × 10 7 for a thickness of 3.6 nm, even surpassing that of regular Schottky 2D-FETs.
Experimental section
The schematic diagram and electrical measurement connection of the MoS2 tri-gate FET are shown in Fig. 1(a) . Electron-beam (E-beam) lithography is used for all of the patterning steps and all metal deposition is via E-beam evaporation. The fabrication starts by patterning and metal deposition of Side-G electrodes (5 nm Ti and 30 nm Au) which locate at the bottom of the whole device. Atomic layer deposition (ALD) is then used to deposit a 15-nm-thick HfO2 high-k dielectric layer. Afterward, the BG electrode is formed and the gate oxide on top of BG is also a layer of 15-nm-thick HfO2. Then, a multilayer MoS2 sheet (thickness verified by atomic force microscope (AFM)) is mechanically exfoliated and transferred to the pre-patterned substrate, using a polydimethylsiloxane (PDMS) stamp and customer designed aligner (more details see Fig. S1 in the Electronic Supplementary Material (ESM)). AFM image and height profile (~ 3.6 nm) of a transferred multilayer MoS2 at this step are shown in Figs. 1(b) and 1(c). Next, Ti/Au (10 nm/40 nm) contact electrodes are patterned and deposited, followed by an immediate vacuum annealing at 200 °C to remove the residual photoresist. A 2-nm-thick Al2O3 is then deposited as a seeding layer by E-beam evaporation, and afterward, a 15-nm-thick HfO2 is grown by ALD as TG dielectric. Finally, a TG electrode (Au 40 nm) is formed with small gaps separating the TG and source/drain contacts. The schematic of the fabrication process flow of the tri-gate MoS2 FET is shown in Fig. S2 in the ESM. An optical micrograph of an as-fabricated device is shown in Fig. 1(d) . It is noteworthy that there parts contribute to the total resistance of the tri-gate MoS2 FET, including contact resistance (Rc) from SB at the metal-MoS2 interface, resistance from the non-overlapped region of channel (Rnon-overlapped) and channel resistance (Rch). Thus Rex is defined as Rex = Rc + Rnon-overlapped.
Results and discussions
In order to investigate the electrical characteristics, MoS2 tri-gate devices are measured in the atmosphere using an Agilent B1500a parameter analyzer. We fabricated three batches of MoS2 devices, all of which showed comparable electrical performance. The following data are collected from a device with a 3.6-nm-thick MoS2 sheet. For this device, the basic output curves are measured first by sweeping the drain voltage VD from 0 to +2 V with a fixed VDual-G = +4 V (here VDual-G = VBG = VTG), and VSide-G increases from −2 to +4 V with a step of 1 V. The results and an equivalent circuit model are shown in Fig. 2(a) . Larger drain current ID and linear ID-VD characteristics can be observed at large VSide-G, which indicates that VSide-G can effectively tune the doping level of the source and drain regions. The ID-VSide-G curve is also obtained by sweeping the Side-G from −4 to +4 V with a fixed VD = 0.1 V and VBG = VTG = 0 V. Under this circumstance, the contact regions act as two transistors connected in series, and the Rch remains constant during the sweeping of VSide-G. The current ON/OFF ratio (ION/IOFF) is about 10 3 , which is also indicative of large tuning capability by VSide-G. Figure 2 (c) shows ID as a function of VD at various VDual-G ranging from −2 to +4 V with VSide-G = 0 V. The non-linear ID-VD characteristic at low bias and a faster saturation trend when increasing the VD suggests the current is limited by the large resistance of T1 and T2 (noted in the inset of Fig. 2(c) ), especially the pinch-off effect of T2 [50] . The maximum ID is 15 A and the corresponding current density is 1.5 A/m (channel length is 4 m, channel width is 10 m) under VD = 2 V and VDG = +4 V. Figure 2(d) displays ID as functions of VBG, VTG and VDG when VSide-G = 0 V and VD = 0.1 V. The three curves exhibit a typical n-type behavior with a large ION/IOFF of ~ 10 6 . The estimated SS under the BG-mode is about 120 mV/decade, and slightly larger for TG-mode due to the lower quality of the TG dielectric. The SS of Dual-G mode, however, is only 84 mV/decade, much smaller than single gate configuration, demonstrating a better electrostatic control. The two-probe field-effect mobility (μ2P) can be extracted from the linear region of the transfer curves using the following equation [ 
where L and W are the length and width of the channel, respectively, Cox is the gate dielectric capacitance per unit area (the gate dielectric for Dual-G mode is about 2Cox). The μ2P for the BG, TG and Dual-G mode is estimated as 4, 3 and 3.5 cm 2 /(V·s), respectively. Next, the output ID-VD curves under Dual-G mode with VSide-G = +4 V are shown in Fig. 2(e) . The near-ohmic behavior and significantly larger ID are in stark contrast with the measurements under VSide-G = 0 V ( Fig. 2(d) ). This suggests that increasing VSide-G narrows the SB width and/or decreases its effective height, but also lowers the resistance of the non-overlapping region. Under high VDual-G, the saturation of ID in Fig. 2(c) with VSide-G = 0 V is more pronounced than that in Fig. 2(e) under VSide-G = +4 V. This is due to that the transistor T2 controlled by VSide-G reaches saturation early with a low VSide-G. Whereas the T2 operates in a linear region with a high VSide-G, and thus the saturation of the transistor is mainly determined by the transistor T3 which is controlled by VDual-G. Figure 2 (f) shows ID as functions of VBG, VTG and VDual-G, with VSide-G = +4 V. Better switching properties with a high ION/IOFF of ~ 10 7 are achieved, which is much larger than previously reported results for MoS2 with the same thickness [52, 53] . The SS at VD = 0.1 V for the BG and Dual-G mode are 110 and 83 mV/decade, respectively, which is comparable to those of previously reported values [53] . The two-terminal μ2P of the BG, TG and Dual-G mode under VSide-G = +4 V is estimated to be 8.7, 7.3 and 8.5 cm 2 /(V·s), respectively, which is more than twice of the mobility when VSide-G = 0 V. This is mainly due to the improvement of Rex, which makes the extraction of mobility more accurate (to be discussed below). We also notice that as expected, under the Dual-G mode the ON-state ID is much larger than that of the single gate mode. It indicates that the nearly identical curves shown in Fig. 2(d) can be explained by the domination of the T1 and T2 under large resistance. The above results show that the tri-gate MoS2 FET has an improved electrical performance with VSide-G = +4 V compared to that when VSide-G = 0 V. This improvement tuned by VSide-G stems from (i) the high doping of the non-overlapped region and (ii) the reduction of the SB between MoS2 and metal contacts. Thus, the Side-G can work as a tuning knob to switch the device between the low power consumption (by increasing Rex) and the high-speed mode (by decreasing Rex).
To further explore electrical properties of the tri-gate MoS2 FET, transfer curves under Dual-G mode with varying VSide-G are characterized. As shown in Fig. 3(a) , when VSide-G increases from 0 to +4 V, ION is boosted from 2.3 to 15 A, while the VTH remains almost the same. Figure 3(b) is the corresponding semi-log scaled ID-VDual-G curves. It noteworthy that while the IOFF remains almost the same, the increase of ION contributes to the improved ION/IOFF. Extracted values of ION/IOFF and SS as a function of VSide-G are shown in Fig. 3(c) . ION/IOFF has a nearly linear dependence with VSide-G, and the SS scatters between 83-90 mV/decade, which is almost independent of VSide-G. To quantitatively investigate the mobility and Rex as a function of VSide-G, intrinsic mobility (μ0) and Rex can be extracted using either rational function fitting or Y-function method [54, 55] (see Figs. S7 and S8 in the ESM). As shown in Fig. 3(d) , μ2P increases from 3.5 to 8.5 cm 2 /(V·s) due to the effect of Rex, μ0 ≈ 10 cm 2 /(V·s) extracted by rational function fitting method is independent of VSide-G, and Rex decreases from 190 to 14 kΩ·m, which again suggests that normally extracted μ2P is significantly underestimated due to large Rex (comparable to the Rch). The electrical properties of tri-gate devices with varied MoS2 thickness are also measured, details can be found in Figs. S4-S6 in the ESM.
Based on the above experimental results, schematics band diagrams can be proposed to illustrate the doping effect from Side-G. As shown in Figs. 3(e) and 3(f), the electrons injected from the source electrode have to overcome the SB at the metal-MoS2 interface. When applying a lower VSide-G the depletion region at the metal-MoS2 interface grows larger, leading to a smaller drain current, which agrees well with the results shown in Fig. 3(e) . When a larger positive VSide-G is applied, the pulled down energy band reduces the effective SB height. Thus, electrons are easier to inject from the source electrode to the channel, which gives rise to a larger ID.
We then investigate the gate modulation mechanism in the Dual-G architecture. While maintaining a constant VSide-G of +4 V, ID is mapped by varying both VBG and VTG, as shown in Fig. 4(a) , respectively. Within the region of VTG < 1 V and VBG > −1.5 V, the tangent slope (≈ 1) indicates that controllability is approximately the same for VTG and VBG . This also agrees well with the estimated capacitance ratio of BG to TG (CBG/CTG ≈ 1) based on the capacitance measurement. Above VTG = 1 V and VBG < −1.5 V (upper left region), the tangent becomes nearly vertical, indicating that ID is now mainly modulated by the BG. This abnormal phenomenon is attributed to the imperfect symmetric Dual-G device structure, which can be more clearly shown in Fig. 4(b) . Since the thickness of the MoS2 sheet is only 3.6 nm and the BG electrode is 35-nm-thick, after the MoS2 sheet is transferred onto the pre-patterned substrate with BG, the MoS2 follows its surface morphology and bends at the edge of the BG electrode. Therefore, the edge of the BG is able to modulate the vertical fragment of the MoS2, but the gating efficiency from the TG is drastically reduced. Once the BG turns off the current in MoS2, the TG can modulate the horizontal MoS2 channel but has little influence on the vertical fragment of MoS2, so ID is now dominated by BG.
A more detailed plot of transfer characteristics extracted from Fig. 4(a) is displayed in Fig. 4(c) . These characteristics are obtained by sweeping VBG while fixing the VTG at a series of constant values. The linear shift of the BG VTH as a function of VTG is shown in Fig. 4(d) . The value of VTH is extracted from Fig. 4 (c) following equation VTH = V'TH − (1/2)VD , where V'TH is the intercept with the X-axis by fitting linear region [56] . Figure 4(d) shows that the VTH of BG can be effectively modulated from 0.75 to −3 V by tuning VTG from −4 to 1 V. This characteristic is also attractive for switching the circuits between high performance and low power consumption modes [57] . With increasing VTG from −4 to +4 V, the μ2P increases from 5 to 14 cm 2 /(V·s), as shown in Fig. 4(d) . The increase of VTG leads to higher electron concentration, which can partially screen the charge impurities and trapped charges at the MoS2-HfO2 interface, and thus results in higher mobility [58] .
Conclusion
We demonstrate the fabrication of a multilayer MoS2 tri-gate FET. This device exhibits high performances and attractive features, such as low Rex, low operating gate voltage and tunable VTH. On the one hand, the Rex can be tuned from 190 to 14 kΩ·m by applying a positive VSide-G, thanks to electrostatic doping near the source/drain regions. On the other hand, the Dual-G mode has more excellent electrostatic control on the MoS2 channel (ION/IOFF = 3 × 10 7 , SS = 83 mV/decade, 2P = 14 cm 2 /(V·s)) than the single BG and TG mode. The operation of this device has been explained in details by the band diagrams. Same operation mechanism is expected to apply to other 2D semiconductors and may contribute to low-power and high-speed devices based on 2D materials in the future.
